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Abstract— We present a model for the vertical conduction
through an AlN/p–Si junction, which is used as a base for the
growth of GaN power devices. First, we recall that for resis-
tive silicon substrates, the I–V curves of the AlN/p–Si show a
monotonic increase, interrupted by a plateau region. Then,
to quantitatively explain this behavior, we propose a novel
two-diode model. More specifically, we demonstrate that the
AlN/p-Si structure can be split into the series connection of
two substructures: 1) an equivalent AlN/n+-Si junction and
2) an equivalent n+-Si/p-Si diode. The n+ layer models the
electron inversion layer in the silicon at the interface with
the AlN layer. Technology Computer-Aided Design (TCAD)
simulations were used to validate these two diode models.
By comparing the leakage current of the AlN/p-Si structure
with the current through the diodes, we demonstrate that
within the plateauregion, all the appliedvoltage drops on the
equivalent n+-Si/p-Si junction, and the current through the
diodes is limited by the reverse leakage current of the n+-
Si/p-Si diode. The plateau ends as soon as impact ionization
occurs in the Si substrate, due to the high electric field in
the depletion region. After the plateau, the current through
the diodes is again limited by charge injection from the
inversion layer into the AlN, which occurs through a phonon-
assisted tunneling mechanism (possibly trap-assisted).
Index Terms— AlN, GaN-on-silicon, substrate depletion,
vertical leakage.
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I. INTRODUCTION
GaN-ON-SILICON is a promising technology that allowsthe fabrication of low-cost high-electron-mobility tran-
sistors (HEMTs) suitable for switching applications in the
voltage range of 200–1200 V. The intrinsic properties of the
nitride-based semiconductors (GaN, AlN, and AlGaN) [1]
allow the final device to have high OFF-state voltage,
low ON-resistance, and high power density. Moreover, the epi-
taxial growth of III-nitride materials over a large area (up to
200-mm wafers) silicon substrate has proven to be the best
choice since it guarantees high scalability and a considerable
cost reduction.
In the final application (e.g., a switching converter), a power
HEMT is required to sustain high electric fields in the OFF-
state condition. These high electric fields lead to both lateral
breakdown [2], [3] (between gate and drain or drain and
source) and vertical breakdown [4], [5] (between drain and
substrate). The vertical breakdown is strongly related to the
composition, thickness, and crystal quality of the drain-to-
substrate epitaxial stack. In order to increase the vertical
robustness of the devices, several approaches have been pro-
posed acting on both the (Al)GaN buffer and the silicon
substrate. It was shown that a p+-doped region in the substrate
below the drain–gate region results in an enhanced breakdown
voltage [6] and that a local substrate removal can significantly
improve the breakdown voltage of the vertical stack [7], [8].
Recently, several reports focus on both the conduction
mechanisms through the Si/AlN junction and the impact of
the substrate resistivity on the performance of the devices by
means of both numerical simulations and electrical charac-
terizations. Cornigli et al. [9] showed that the carriers are
injected from the silicon into some energy levels located within
the energy gap of the III–N transition layers, resulting in
a lowering of the effective potential barrier and increased
vertical leakage. Then, Sayadi et al. [10] investigated the
conduction through the Si/AlN junction and suggested that
carrier generation in the Si depletion region is the dominant
current-limiting process. The conduction mechanisms involved
in the carrier injection to an AlN layer from differently doped
substrates were extensively discussed in [11], showing that
using less p-doped substrate results in a plateau region in
the I–V vertical leakage, caused by the depletion of the
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substrate. Furthermore, we also showed a strong correlation
between the plateau that originates in the p-Si/AlN junction
and the degradation of the dynamic performance of a complete
HEMT [12]. These articles indicate that the conductivity of the
substrate can significantly impact the final reliability of the
devices and emphasize the importance of modeling vertical
conduction through the Si/III–N vertical stack.
The aim of this article is to further contribute to the
understanding of vertical conduction through a p-Si/AlN het-
erojunction by defining a double-diode model able to explain
the experimental I–V plots. A full Technology Computer-
Aided Design (TCAD) simulation was also used to confirm
the model, thus giving consistency to this study. The defined
model explains the origin of the plateau region in a p-Si/AlN
and quantitatively predicts the injection of carriers from the
substrate to the AlN. Achieving the comprehension of these
mechanisms is crucial to develop new solutions in order to
improve the stability and the reliability of GaN-on-silicon
power HEMTs.
II. EXPERIMENTAL DETAILS
The characterized test structure consists of a 200-nm
AlN layer grown by means of metalorganic chemical vapor
deposition (MOCVD) on a less p-doped (∼1015 cm−3)
6-in silicon substrate. The metal contact on the AlN consists
of a Ti/Al/Mo/Au stack with thicknesses of 30/60/35/50 nm,
respectively. The area of the metal contact on the top of the
AlN is 1.5 mm2.
Further details of the devices and their fabrication can be
found in [11]. The electrical characterization has been carried
out using a Keysight B1505 by biasing a metallic contact on
the AlN layer and keeping the substrate grounded.
The TCAD simulations have been performed with Sen-
taurus Device by Synopsys Inc., Mountain View, CA, USA.
The simulated structure was composed of a 200-nm AlN
layer over a 5-µm-thick silicon substrate. The thickness
of the silicon has been considerably reduced in the sim-
ulated structures in order to minimize the computational
load of the simulations; in any case, since in the worst
case, all the applied voltage drops within the first 2–3 µm
from the interface, this does not affect the accuracy of the
results.
The unintentionally doped nature of the AlN layer was
taken into account by lightly n-doping the AlN layer. Charge
density and distribution were calculated according to the
Fermi statistics, while generation and recombination rates
were modeled by the thermal process. In order to consider
both the impacts of the defectivity of the materials near
the interface and the effect of Al in-diffusions, a Shockley–
Read–Hall generation process was activated in a thin layer
(100 nm) in the silicon close to the material interface, where
the defect concentration is higher. In the silicon substrate, an
avalanche generation process was taken into account as well.
The electron injection rate from the substrate into the AlN was
obtained by both thermionic emissions over the potential bar-
rier and direct nonlocal tunneling. The effective tunneling mass
considered is 0.4·m0 [10], where m0 is the rest mass of the
electron.
III. RESULTS AND DISCUSSION
The measured I–V curve of the p-Si/AlN heterojunction
is shown in Fig. 1. As can be noticed, the increase
in vertical leakage is interrupted by the presence of a
plateau. As discussed below, and consistent with previous
reports [10], [11], such a plateau originates from a partial
depletion of the substrate. Understanding and modeling the
origin of this plateau are of the fundamental importance
for the development of high-voltage GaN devices. Some
earlier descriptions have been presented on p-Si/AlN
junctions [10], [11]; we build upon these previous studies by
proposing a two-diode model, demonstrating its validity, and
reporting the simulated band diagrams.
The red solid line in Fig. 1, i.e., the simulation result, closely
fits the current behavior of the real device (black dashed line),
reproducing the plateau region, which is a voltage range where
the current remains almost constant despite the increasing
applied voltage.
In order to match the measured current level, the conduction
band offset at the AlN/Si heterojunction has been set to
1.08 eV in good agreement with previous articles in the
literature (see for instance [9], [10]).
Due to the intrinsic polar property of AlN, the interface
between Si and AlN is characterized by a positive fixed charge.
This latter attracts electrons from the bulk silicon substrate
toward the material interface. The high-conduction band off-
set prevents electrons to be injected into the AlN through a
thermionic emission process and forces the electrons to be
confined in a triangular potential well, thus forming a sheet of
charges (inversion layer) close to the junction in the p-Si.
A good understanding of the physical origin of the observed
plateau can be obtained by looking at the schematic band
diagram of the simulated structure shown in the inset of
Fig. 1. An inversion layer in the silicon at the Si/AlN interface
acts as a source of electrons that are injected into the AlN
layer [6], [13]. In the absence of interface traps, the tunneling
path is a straight line from the inversion layer to the conduction
band of the AlN (iso-energetic process), whose length is
defined in the following discussion as “tunneling distance.”
In order to better understand the contribution of each layer
to the leakage of the whole structure and to investigate the
origin of the plateau, we propose to model the high free-charge
density in the inversion layer as a highly n-doped silicon layer,
as shown in Fig. 2.
This allows an analysis based on a simple two-diode model,
which is a series connection of the following:
1) an n+-Si/AlN [Fig. 2(b)], which can be thought of as an
AlN Schottky diode;
2) an n+-Si/p-Si [Fig. 2(c)], which is a simple n+p silicon
diode.
The n+-Si layer doping level is 1020 cm−3, and it has
been chosen based on the electron density of the inversion
layer of the p-Si/AlN junction. Its thickness was set to 10 nm
(only a few nm close to the junction are involved in the
injection/diffusion process).
The first step is the simulation of the n+-Si/AlN structure
[Fig. 2(b)], whose I–V characteristic is shown in Fig. 3(a)
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Fig. 1. Comparison between electrical characterization (black dashed
line) and TCAD simulation (red solid line) of an AlN/p-silicon junction.
A plateau region can be observed in both electrical characterization and
TCAD simulation, in the voltage range 25–90 V. Inset: schematic band
diagram of the Si/AlN junction; electrons tunnel to AlN from an inversion
layer that is formed in the silicon at the Si/AlN interface.
Fig. 2. (a) Structure of the measured AlN/p-Si junction. For modeling
purposes, it can be decomposed in (b) AlN/n+-Si junction that models
the AlN layer and the electron inversion layer that originates in the silicon
at the Si/AlN interface and (c) n+-p silicon diode that models the p-doped
substrate and the inversion layer. The equivalent model diodes are shown
in each part.
(the green solid line). The current through the structure orig-
inates from the electrons that move from the inversion layer
toward the conduction band of the aluminum nitride using a
tunneling process through a triangular potential barrier (see
also [10]); such process may be enhanced by temperature
(phonon-assisted tunneling). The tunneling probability, which
strongly depends on the tunneling distance, increases as soon
as the voltage drop on the aluminum nitride increases the band
bending, thus bringing the conduction band edge closer to the
inversion layer.
The high electron density in the inversion layer causes all
the applied voltage to drop on the aluminum nitride, resulting
in a monotonic and exponential increase in the current with
the applied voltage [see Fig. 3(a) from 0 to 30 V].
Fig. 3. (a) Simulated I–V characteristic of the complete AlN/p-Si
junction (black dashed line) and the AlN/n+-Si structure (red solid line).
(b) Simulated I–V characteristic of the complete AlN/p-Si junction (black
dashed line) and I–V characteristic of the n+-p silicon diode (red solid
line). Inset: impact ionization rate at the Si/AlN interface as a function of
the applied voltage.
By comparing the I–V characteristic of the first diode
[n+-Si/AlN, Fig. 2(b)] with that of the complete AlN/p-Si
structure [Fig. 2(a)], it can be noticed that in the voltage
range 0–25 V, the two curves perfectly match [Fig. 3(a)]. This
proves that in the low-voltage regime, the leakage current
in the complete AlN/p-Si structure does not depend on the
substrate characteristics, but it depends only on the tunneling
barrier at the heterojunction, in agreement with [11].
The second diode in the proposed model is the n+p sil-
icon diode [Fig. 2(c)], whose I–V characteristic is shown
in Fig. 3(b) (the red solid line). Note that the I–V curve is
shifted rightward by 25 V, which is the onset voltage of the
plateau region in order to have a better comparison.
Two different regions can be identified: 1) a lightly sloped
region, between 25 and 90 V and 2) a highly sloped region,
above 90 V. Within the first region, the current behavior is
typical of a reverse-biased p–n junction, where the current
level weakly increases with the applied voltage. Under the
applied conditions, the n+/p-junction is reversely biased, and
there is a lack of free charges in the structure. Carriers can
only be generated through a thermal generation process [10],
possibly assisted by defects within the energy gap of the
silicon. The latter can be native defects of the silicon as well
as Al in-diffusion within the substrate, as reported in [14].
At higher voltages, the depletion region builds up within
the weakly doped p-silicon, and the high electric field starts
promoting the avalanche generation in the substrate, thus
causing a strong increase in the current through the structure
(second slope, above 90 V).
The presented analysis, which carried out on the two diodes
separately, clarifies the band diagram behavior of the complete
AlN/p-Si structure shown in Fig. 4(a). In the low-voltage
regime (black lines), all the applied voltage drops on the AlN
layer, causing the tunneling distance to decrease [Fig. 4(b)]
and, consequently, the current level to increase.
As current reaches the reverse leakage current of the equiva-
lent pn+ silicon diode, the substrate starts depleting (Fig. 4(a),
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Fig. 4. (a) Conduction band of the Si/AlN junction; all the curves were
shifted in order to have the same energy reference at the interface.
(b) Tunneling distance (as defined in Fig. 1) as a function of the applied
voltage.
Fig. 5. Simulated I–V characteristic of the complete AlN/p-Si junction
(light gray line). Combination of the simulated current of the two diodes
composing the equivalent model (red/blue line). The combination of the
two separate simulations closely represents the I–V characteristic of the
full simulation.
red solid lines), whereas the voltage drop on the AlN gets
pinned, and the tunneling distance stops decreasing [Fig. 4(b)].
Since the current of the series of two diodes is limited by the
less conductive one, the total current remains almost constant
despite the increasing voltage. For higher voltages (>90 V),
the avalanche generation process that takes place in the sub-
strate, promoted by the electric field [Fig. 4(a), blue lines],
remarkably increases the conductivity of the substrate, thus
leading the current through the complete AlN/p-Si structure to
be limited again by the tunneling injection from the inversion
layer into the AlN. At this stage, the voltage drop in the AlN
starts increasing again, whereas the tunneling length decreases
[Fig. 4(b)], enhancing the tunneling process.
The accuracy of the two-diode model proposed in this article
was proven by comparing the results with those obtained by
a full TCAD simulation (Fig. 5). By combining the I–V
characteristics that result from the TCAD simulation of the
two substructures separately, we obtained a leakage current
curve that perfectly matches the simulated I–V characteristic
of the AlN/substrate complete structure.
Fig. 6. (a) Simulated I–V characteristic of the complete AlN/p-Si
junction at different temperatures. (b) Simulated I–V characteristics of
the complete AlN/Si junction with an n-doped silicon substrate (dashed
line) and differently p-doped silicon substrate (solid lines).
In order to further validate the presented model, the analysis
was extended to higher temperatures, as shown in Fig. 6(a). As
the temperature increases, the current related to the tunneling
injection through the potential barrier (0–20 V) increases,
while the slope decreases due to the lower dependence of the
injection on the field (as observed in [10]). In the previous
discussion, we showed that the current within the plateau
region is limited by the reverse leakage of the equivalent p/n-
junction; by increasing the generation rate in the space charge
region, the temperature causes the increase in the current level
of the plateau. Finally, it can also be noticed that the plateau
length increases with the increasing temperature. This can be
ascribed to the higher electric field needed for the impact
ionization to start generating at higher temperatures.
The presented model is also compatible with the results
shown in the literature on the impact of the substrate resistivity
on the current of an AlN/silicon junction [10], [11].
In p-doped silicon substrates, as the doping density
increases, the avalanche generation takes place at lower volt-
ages, due to the intrinsically higher electric field within the
silicon. This limits the length of the plateau region [Fig. 6(b),
solid line] because the avalanche generation prevents the
equivalent n+/p diode from limiting the current through the
whole structure.
In the case of an n-doped silicon substrate, there is no
inversion layer at the interface but is an accumulation layer;
this causes the absence of an equivalent p/n-junction on
the substrate that limits the current through the structure.
This results in the absence of the plateau region if an
n-doped substrate is used, as shown by the dashed line
in Fig. 6(b).
In order to demonstrate that the presented model, which
ascribes the plateau region to the depletion of the substrate
and describes the origin of the substrate depletion, is also
valid in a GaN-on-silicon stack, a TCAD simulation on a
complex structure shown in the inset of Fig. 7 has been
carried out. The simulated structure is based on the very
same Si/AlN junction previously studied. Over the AlN layer,
a 500-nm-thick Al25Ga75N layer, a 3-µm-thick carbon-doped
(1015 cm−3) GaN layer, and a 300-nm-thick u.i.d GaN
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Fig. 7. Simulated I–V characteristic of a complex epitaxial stack grown on
a less p-doped silicon substrate. Inset (bottom-right side): schematic of
the simulated structure. Inset (top-left side): behavior of the conduction
band as a function of the applied voltage; as highlighted by the black
arrow, it is worth noticing that the substrate depletes in the last two bias
conditions, which are above the onset voltage of the plateau (dark orange
and red dots in the I–V curve).
layer are placed. Fig. 7 shows the I–V characteristic of the
simulated vertical stack. It is worth noticing that the current
shows a plateau region even if a complex stack is grown
over the Si/AlN junction. The role of the thick epitaxial
stack is to limit the voltage drop in the Si/AlN junction,
thus bringing the onset of the plateau region toward higher
voltages. Nevertheless, once the substrate depletes and limits
the current through the structure, the onset of the impact
ionization is needed in order to allow the current to start
increasing again. The substrate depletion within the plateau
region is also demonstrated by the inset of Fig. 7, showing the
conduction band of the structure. At voltages lower than the
plateau onset, all the applied potential drops on the epitaxial
layers. For voltages higher than the plateau (dark orange and
red symbols in I–V , as shown in Fig. 7), the conduction
band of the silicon bends, as highlighted by the black arrow,
thus indicating the substrate depletion.
IV. CONCLUSION
This article presents a novel two-diode model that describes
the behavior of the current through a junction composed of an
AlN layer and a lightly p-doped silicon substrate. By modeling
the inversion layer that is placed at the material interface as a
highly n-doped silicon layer, we were able to split the structure
into two subjunctions: 1) a Schottky-like n+-Si/AlN diode and
2) a pn+ silicon diode.
The current through the whole structure is driven by the tun-
neling injection from the inversion layer into the AlN, which
intensifies as the voltage drop on the AlN increases. This
process lasts until the depletion of the substrate occurs: this
limits the current through the whole structure and generates a
plateau region.
As soon as the voltage drop on the substrate is sufficiently
high, an avalanche generation process increases the conductiv-
ity of the substrate, causing the total current to be limited again
by the tunneling process. This article contributes improving
the understanding of the origin of the vertical leakage of GaN
HEMTs grown on silicon substrates.
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